Tag Archives: verilog

So this is something that bit me in the ass pretty hard recently until someone far more experienced than me on Twitter was able to help me through optimizing my crappy code, and so I figured I’d make a blog post about it. In Verilog, there’s a concept of a memory. A memory is basicallyContinue reading “On FPGA memory block optimization”